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Abstract—This paper proposes a reset-sensing quasi-V2 
single-inductor multiple-output (SIMO) converter with 
minimal cross-regulation. The conventional quasi-V2 
sensing scheme in SIMO converters suffers from serious 
cross-regulation which is primarily induced by the load 
differentiation with unbalanced loads. It is shown that the 
proposed reset-sensing quasi-V2 control scheme can 
significantly reduce cross-regulation by completely 
discharging the feed-forward sensing node to zero volts 
during the idle phase in Discontinuous Conduction Mode 
(DCM). The cross-regulation with the conventional quasi-
V2 single-inductor dual-output (SIDO) converter for a load 
current step of 150 mA is experimentally verified to be 
more than 1.25 mV/mA. By employing the proposed quasi-
V2 control method, the experimental results demonstrate 
that the cross-regulation for a load current step of 150 mA 
is significantly reduced to within 0.087 mV/mA. Hence, 
with the proposed scheme, a load transient in one output 
will have a minimal effect on the DC operating point of 
another output. This enables separate current control at 
each individually-driven output of a SIMO converter. 
 
Index Terms—Reset-Sensing Quasi-V2 Control, Cross-
Regulation, Discontinuous Conduction Mode (DCM), 
Single-Inductor Multiple-Output (SIMO). 
 
I. INTRODUCTION 
Minimizing cross-regulation has always been a major 
design challenge for single-inductor multiple-output (SIMO) 
switching converters [1]-[4]. It occurs when a load transition in 
one output causes unwanted voltage variation at the unchanged 
outputs. A quasi-V2 single-output buck converter first appears 
in the literature in which a low-pass RC filter is inserted across 
the inductor to monitor the inductor current [5]. This particular 
type of buck converter can achieve fast load transient response 
with a recovery time in the order of several micro-seconds [5], 
[6]. It offers a simple and lossless approach of sensing the 
inductor current without requiring a highly accurate current-
sense resistor and current-sense operational amplifier. The 
quasi-V2 control scheme has also been used to regulate a 
single-inductor multiple-output (SIMO) buck converter [7]. 
However, the quasi-V2 SIMO converter suffers from serious 
cross-regulation with unbalanced loads due to an inherent DC 
offset in the feed-forward sense voltage. A change in the 
average load current of one output causes an unwanted change 
in that of the unchanged output. Therefore, in this paper, a 
reset-sensing control method is proposed to address the cross-
regulation issue in typical quasi-V2 SIMO converters. The root 
cause of cross-regulation in conventional quasi-V2 single-
inductor dual-output (SIDO) converters is formally 
investigated. The operating principle of the proposed reset-
sensing quasi-V2 control scheme is discussed. The 
experimental results are also provided to validate its 
effectiveness in minimizing cross-regulation in quasi-V2 SIDO 
converters.  
II. CROSS-REGULATION IN CONVENTIONAL 
QUASI-V2 SIDO CONVERTER  
The system architecture of a conventional quasi-V2 SIDO 
buck converter is depicted in Fig. 1. In this section, the cross-
regulation of this particular type of SIDO converter is 
investigated. 
 
 
 
Fig. 1. System architecture of the conventional quasi-V2 SIDO buck  
            converter. 
 
The two outputs share a single inductor L and the energy 
stored in L is distributed across the two outputs in a time-
multiplexed fashion. Ideally, the voltage ripple at the quasi-V2 
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node, ΔVf, is proportional to the inductor current ripple ΔIL 
with zero phase shift [5]-[7]. By comparing the sensed Vf 
against a pre-determined set of high threshold voltage (VH) 
and low threshold voltage (VL), the peak-crossing and zero-
crossing events of IL can be easily detected. Fig. 2 shows the 
origin of cross-regulation as the SIDO buck converter 
transitions from balanced loads to unbalanced loads. 
 
 
Fig. 2. Cross-regulation occurs when the inductor current for the first  
           string is increased. 
 
In balanced load conditions, the output voltage and the 
load current are completely identical across the two outputs 
(i.e. Voa = Vob = Vo and Ioa = Iob = Io). Let T1 = D1Ts for the first 
sub-interval, T2 = D2Ts for the second sub-interval, T3 = D3Ts 
for the third sub-interval (idle phase), and Ts is the switching 
period as illustrated in Fig. 2. Since the SIDO buck converter 
operates in DCM, the duty ratio D1 in the first sub-interval is 
given by [8]:  
                   1
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where M = Vo/Vg (Vg is the input voltage) and RLOAD = Vo/Io 
(assuming RLOAD >> RCS). Hence, T1 can be expressed in terms 
of Vo as: 
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By invoking volt-second balance, T2 can be obtained as: 
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To simplify the ensuing analysis, the output voltage Vo is 
assumed to be ideal with a constant DC value and negligible 
AC ripple. Vf0 represents the initial value of Vf at the beginning 
of every switching phase (i.e. t = nTs/2) as shown in Fig. 2. 
Under balanced load conditions, Vf0 has a constant value 
across every switching phase in steady-state condition. In 
steady-state DCM, Vf(t) can be expressed in the general form:            
  /( )0 0( ) ( )(1 )f
t
f f g fV t V V V e
τ−
= + − −   0 ≤ t < D1Ts          (4a)  
  /( ) ftf HV t V e
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=                   D1Ts ≤ t < (D1+D2)Ts      (4b) 
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where τf denotes the time constant of the low-pass RfCf filter. 
Vg and Vo are the input and the output voltage, respectively. D1 
and D2 are the duty ratios for the first and second sub-interval, 
respectively. Ts represents the switching period. In particular, 
at t = D1Ts, Vf(t) = VH, where VH is the high threshold voltage. 
Hence, eqn (4a) becomes: 
 
                     1 /0 0( )(1 )f
T
H f g fV V V V e
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= + − −              (5a) 
 
Likewise, at t = (D1+D2)Ts, Vf(t) = VL, where VL is the low 
threshold voltage. Hence, eqn (4b) becomes: 
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Finally, at t = Ts, Vf(t) = Vfo. Therefore, Vfo can be derived from 
eqn (4c) as follows. 
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For a particular output voltage Vo (assuming other circuit 
parameters are fixed), the values of VH, VL and Vfo can be 
obtained by solving the three independent equations, namely 
eqn (5a), (5b) and (5c). Notice that Vfo remains constant at all 
times with balanced loads. On the other hand, for the general 
case of unbalanced loads where the output voltage is different 
between the two outputs, Vf(t) changes abruptly at the phase 
boundary due to an inherent load-induced coupling via the 
capacitor Cf. As depicted in Fig. 2, the average inductor 
current in the first output is increased while that of the second 
output is assumed to remain unchanged. Hence, the output 
voltage in the first output is increased with respect to that in 
the second output (i.e. Voa > Vob). The new initial value for the 
second output Vfb0 is given by: 
 
                                    0 1fb fa oV V V= − Δ                                  (6) 
 
where Vfa1 represents the final value of Vf at the end of the 
switching period corresponding to the first output and ΔVo is 
the difference between the two output voltages (i.e. 
ΔVo=Voa−Vob, where Voa > Vob). The feed-forward voltage Vf 
experiences a voltage drop of ΔVo at the phase boundary when 
the SIDO converter switches from the first output to the 
second one. Based on eqn (5c), Vfa1 can be written as: 
 
                          /1 ( )
s fT
fa oa oa LV V V V e
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= − −                          (7) 
 
By substituting (7) into (6), we have 
 
                         /0 ( )
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fb oa oa L oV V V V e V
τ−
= − − − Δ                 (8) 
 
Since ΔVo = Voa − Vob, Vfb0 can be re-expressed as: 
 
                         /0 ( )
s fT
fb ob oa LV V V V e
τ−
= − −                           (9) 
By comparing (9) with (5c), it can be seen that Vfb0 < Vf0 since 
Voa > Vo and Vob ≅ Vo (assume minimal cross-regulation). It is 
important to note that Vfb0 is a function of both Voa and Vob. 
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Consequently, an increase in the first output voltage will 
unavoidably affect the second output by reducing its initial 
voltage Vfb0. In addition, it can be shown that a smaller Vfb0 
actually causes the second output voltage to rise. From eqn 
(5a), the first sub-interval T1b for the second output is given by: 
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                       (10) 
The input voltage Vg, the high threshold voltage VH and the 
time constant τf remain constant for the second output. The 
only variable in (10) is Vfb0. Hence, a smaller value of Vfb0 will 
lead to a larger value of T1b. Further, the first-order derivative 
of Vo with respect to T1 (i.e. dVo/dT1) can be derived from eqn 
(2) which is given by: 
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Since (Vg −Vo) > 0 for a buck converter, dVo/dT1 > 0 which 
means that an increasing value of T1b will always result in a 
higher value of Vob. In other words, an increase in the first 
output voltage will cause an unwanted increase in the second 
output voltage. By substituting T1b from (10) into (2) and 
solving for Vob, a new value of the second output voltage can 
be estimated. The effect of this cross-regulation can also be 
visualized by using simple geometry. In Fig. 2, at t = 1.5Ts, 
the load-induced AC coupling reduces the initial voltage for 
the second output, i.e. Vfb0 < Vf0. Given the same high 
threshold voltage VH, a smaller initial voltage implies that it 
will take longer for Vf to reach the high threshold, i.e. T1b > T1. 
This results in a higher inductor peak current (Ipkb > Ipk) as IL 
and Vf are in phase, thereby increasing the average inductor 
current (or load current) for the second output. For a fixed 
load resistance, a larger load current causes the output voltage 
to increase. The cross-regulation phenomenon is also verified 
experimentally. Fig. 3 shows the measured waveforms for a 
150 mA load current increase in the first string.  
 
 
 
Fig. 3. Measured transient waveforms for a 150 mA load current  
             increase in the first string. 
 
The measured steady-state output voltage of the second 
(unchanged) string before and after the load transient in the 
first string are 5.821 V and 6.019 V. The output voltage in the 
second string changes by 198 mV due to a 150 mA load 
increase in the first string. Hence, the measured cross-
regulation ΔVob/Δ ILEDa is 1.320 mV/mA. Fig. 4 shows the 
measured waveforms for the opposite case in which the load 
current in the first string is reduced by 150 mA. 
 
 
 
Fig. 4. Measured transient waveforms for a 150 mA load current  
             reduction in the first string. 
 
The output voltage of the second string changes by 197 mV 
due to the 150 mA load transient in the first string. The 
measured cross-regulation ΔVob/Δ ILEDa is 1.313 mV/mA. The 
experimental results confirm that there is serious cross-
interference between the two outputs in conventional quasi-V2 
SIDO converter. 
 
III. RESET-SENSING QUASI-V2 SIDO CONVERTER  
 
To substantially mitigate the cross-regulation, a reset-
sensing quasi-V2 SIDO buck converter for regulating the DC 
current in each of the two independently-driven outputs is 
proposed as shown in Fig. 5. 
 
 
 
Fig. 5. System architecture for the proposed reset-sensing quasi-V2  
             SIDO buck converter. 
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The output of the low-pass filter Vf is tied to ground via a 
current-limiting resistor Rs and a reset-sensing MOSFET Srs. 
This additional MOSFET is ON only during the third sub-
interval (idle phase) in DCM which fully discharges the state 
node Vf to zero volts. A key feature of the proposed circuit is 
that Vf is periodically reset to zero at the end of every 
switching phase, so-called “reset-sensing”, which provides the 
necessary isolation between the two neighboring outputs. No 
residual energy is accumulated in the RC filter at the end of 
each switching phase. Also, the feedback voltage from either 
one of the two strings is connected to the negative terminal of 
Cf. This additional feedback loop eliminates the undesirable 
load-induced coupling from the changing output to the low-
pass RC filter. This ensures that the quasi-V2 node Vf remains 
“undisturbed” by any load differentiation across the two 
strings. Fig. 6 shows the ideal waveforms of the proposed 
SIDO converter.  
 
 
 
 
Fig. 6.  Ideal waveforms for the proposed reset-sensing quasi-V2  
               SIDO buck converter.  
 
Notice that the waveform of Vf closely resembles that of IL as 
both of them return to zero during the idle phase in DCM. As 
soon as Vf hits the low threshold voltage which indicates zero 
crossing of the inductor current, the output switch (either Soa 
or Sob) is OFF and after a small dead-time period tdt, the 
“reset-sensing” switch Srs is ON. Dead-time logic is required 
between the output switch and the “reset-sensing” switch in 
order to avoid an accidental short between the output node and 
ground. Fig. 6 shows that an increase in the inductor current of 
the first output will not affect that of the second unchanged 
output. 
The underlying cause of the cross-regulation problem is 
that the initial voltage of one output is a function of the output 
voltage from the neighboring output. Eqn (9) shows that Vfb0 is 
a function of Voa. Mathematically, in order to eliminate the 
cross-regulation, Vfb0 should be independent of Voa. One 
simple solution is to reset the initial voltage to zero during the 
idle phase in DCM (i.e. Vfa0 = Vfb0 = 0). Therefore, by 
substituting Vfb0 = 0 into (10), the first sub-interval for the 
second output T1b is given by: 
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Eqn (12) shows that the first sub-interval is independent of the 
initial voltage and is a function of only the high threshold 
voltage (assuming the other circuit parameters are kept 
constant). The proposed “reset-sensing” control scheme also 
leads to a much simplified analytical expression for either the 
high or low threshold voltage. By substituting Vf0 = 0 into 
(5a), the high threshold voltage VH can be re-expressed as: 
 
 1 /(1 )fTH gV V e
τ−
= −                               (13) 
 
Likewise, the low threshold voltage VL can be re-expressed as: 
                          ( )2 1/ /1f fT TL gV V e eτ τ− −= −                        (14) 
By definition, the hysteretic window ΔVhsy is the difference 
between the high threshold and low threshold voltage (i.e. 
ΔVhsy = VH – VL) and it must be non-zero [5]. By dividing (13) 
by (14), the ratio between VH and VL can be obtained as:  
 
                              
2
f
T
H
L
V e
V
τδ = =                                    (15) 
 
First, T2 must be non-zero since (Vg −Vo) > 0 for a buck 
converter and hence, from eqn (3), T2 ≠ 0. Second, (T2/τf) must 
also be non-zero. This implies that T2 (or the switching period 
Ts) cannot be too small, compared with the time constant τ f of 
the low-pass filter (where τ f  = Rf Cf). This imposes a design 
constraint for the chosen values of Rf and Cf with respect to 
the switching frequency. In general, τf and Ts should differ by 
no more than an order of magnitude in order to ensure a finite 
hysteresis window. Fig. 7 contains a 3-D surface plot showing 
the relationship between the hysteresis window, the switching 
period, and the output current. 
 
 
 
 
Fig. 7.  3-D plot showing the relationship between the hysteresis 
             window, switching period and output current. 
 
 
The proposed SIDO buck converter is implemented on an 
FPGA-based hardware prototype according to the design 
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specifications given in Table 1. For illustration purpose, it is 
used to drive two independent LED strings. A photo of the 
experimental setup with unbalanced LED loads is shown in 
Fig. 8. The experimental results are presented and discussed in 
Section IV. 
 
      Table 1  Design specifications of the proposed SIDO buck  
                    converter in DCM. 
 
Design Parameter Value Unit 
Input Voltage (Vg) 15 V 
Switching Frequency (fs) 83.33 kHz 
Inductor (L) 15 μH 
Output Capacitor (Co) 10 μF 
ESR of Output Capacitor (RESR) 100 mΩ 
Resistor in the First-Order Filter (Rf) 3 kΩ 
Capacitor in the First-Order Filter (Cf) 1 nF 
Duty Ratio of Idle Phase (D3) ≥10 % 
 
 
      
Fig. 8. Experimental setup of the proposed SIDO buck driver with 
             unbalanced loads. 
 
 
IV. EXPERIMENTAL RESULTS  
 
The cross-regulation with the proposed SIDO driver is 
experimentally verified by increasing the LED current in the 
first string from 160 mA to 310 mA while that in the second 
string is unchanged at 160 mA. Fig. 9 shows the 
corresponding measured waveforms with a 150 mA load 
current increase in the first string. It shows that the output 
voltage in the second string remains largely undisturbed by the 
load transient in the first string. The steady-state output 
voltages for the second (unchanged) string Vob before and after 
the load transient in the first string are measured to be 6.317 V 
and 6.327 V, respectively. Hence, the measured cross-
regulation ΔVob/ΔILEDa is around 0.067 mV/mA. 
 
 
 
Fig. 9. Measured waveforms when the load current in the first string  
            increases from 160 mA to 310 mA. 
 
Fig. 10 shows the measured waveforms in which the load 
current in the first string is reduced by 150 mA.  
 
 
 
Fig. 10. Measured waveforms when the load current in the first string  
             decreases from 310 mA to 160 mA. 
 
Again, the output voltage in the second string remains largely 
unaffected by the load transient in the first string. The steady-
state output voltages of the second (unchanged) string Vob 
before and after the load transient in the first string are 
measured to be 6.323 V and 6.310 V, respectively. Hence, the 
resulting cross-regulation ΔVob/ΔILEDa is 0.087 mV/mA. The 
system is shown to be stable after the load transient. 
 
V. CONCLUSION  
Cross-regulation has always been a major design challenge 
for SIMO converters. To resolve the cross-regulation issue in 
the original quasi-V2 SIDO driver, this paper proposes a reset-
sensing quasi-V2 SIDO converter to significantly reduce the 
cross-regulation across the two outputs. It enables fully-
independent current control in each of the two outputs which 
is especially useful for achieving precise luminous control and 
flexible color-mixing in a dual-string LED system. The key 
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features of the proposed SIDO system include the addition of 
a reset-sensing MOSFET to return the feed-forward sense 
voltage to zero volts at the end of every switching phase as 
well as the use of a feedback network to maintain a fixed DC 
offset for the RC filter regardless of any load changes in either 
string. The proposed circuit changes are simple to implement 
and facilitates scalability from SIDO to SIMO easily. It is 
shown that the proposed reset-sensing architecture gives a 
much simplified analytical expression for determining the 
high and low threshold values in a quasi-V2 SIDO converter. 
The experimental results confirm the effectiveness of the 
proposed reset-sensing control scheme in minimizing the 
cross-regulation in a quasi-V2 SIDO converter.   
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